Analog Behavioral Modeling with the Verilog-A Language / (Record no. 53446)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 02746nam a22002177a 4500 |
| 952 ## - LOCATION AND ITEM INFORMATION (KOHA) | |
| Withdrawn status | |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 190910b1998 ||||| |||| 00| 0 eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| International Standard Book Number | 9780792380443 |
| 082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER | |
| Classification number | 621.3 FIT-D |
| 100 ## - MAIN ENTRY--PERSONAL NAME | |
| Personal name | FitzPatrick, Dan |
| 245 ## - TITLE STATEMENT | |
| Title | Analog Behavioral Modeling with the Verilog-A Language / |
| Statement of responsibility, etc. | Dan FitzPatrick and Ira Miller |
| 260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT) | |
| Place of publication, distribution, etc. | Boston |
| Name of publisher, distributor, etc. | Kluwer Academic Publishers |
| Date of publication, distribution, etc. | 1998 |
| 300 ## - PHYSICAL DESCRIPTION | |
| Extent | 210 p. |
| 365 ## - TRADE PRICE | |
| Price type code | EU |
| Price amount | 169.99. |
| 500 ## - GENERAL NOTE | |
| General note | Analog Behavioral Modeling With The Verilog-A Language provides the IC designer with an introduction to the methodologies and uses of analog behavioral modeling with the Verilog-A language. In doing so, an overview of Verilog-A language constructs as well as applications using the language are presented. In addition, the book is accompanied by the Verilog-A Explorer IDE (Integrated Development Environment), a limited capability Verilog-A enhanced SPICE simulator for further learning and experimentation with the Verilog-A language. This book assumes a basic level of understanding of the usage of SPICE-based analog simulation and the Verilog HDL language, although any programming language background and a little determination should suffice.<br/>From the Foreword:<br/>`Verilog-A is a new hardware design language (HDL) for analog circuit and systems design. Since the mid-eighties, Verilog HDL has been used extensively in the design and verification of digital systems. However, there have been no analogous high-level languages available for analog and mixed-signal circuits and systems.<br/>Verilog-A provides a new dimension of design and simulation capability for analog electronic systems. Previously, analog simulation has been based upon the SPICE circuit simulator or some derivative of it. Digital simulation is primarily performed with a hardware description language such as Verilog, which is popular since it is easy to learn and use. Making Verilog more worthwhile is the fact that several tools exist in the industry that complement and extend Verilog's capabilities ...<br/>Behavioral Modeling With the Verilog-A Language provides a good introduction and starting place for students and practicing engineers with interest in understanding this new level of simulation technology. This book contains numerous examples that enhance the text material and provide a helpful learning tool for the reader. The text and the simulation program included can be used for individual study or in a classroom environment ...'<br/>Dr. Thomas A. DeMassa, Professor of Engineering, Arizona State University |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Computer-aided design |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Engineering |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Computer engineering |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Electrical engineering |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Computer-aided engineering |
| 700 ## - ADDED ENTRY--PERSONAL NAME | |
| Personal name | Miller, Ira |
| Lost status | Source of classification or shelving scheme | Damaged status | Not for loan | Collection code | Home library | Current library | Shelving location | Date acquired | Cost, normal purchase price | Total Checkouts | Total Renewals | Full call number | Barcode | Date last seen | Date last checked out | Price effective from | Koha item type |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Dewey Decimal Classification | 621 | BITS Pilani Hyderabad | BITS Pilani Hyderabad | General Stack (For lending) | 10/09/2019 | 169.99 | 6 | 1 | 621.3 FIT-D | 39123 | 14/02/2024 | 30/01/2024 | 10/09/2019 | Books |
